


Towards Automated RISC-V Microarchitecture Design with Reinforcement Learning

Chen Bai¹ Jianwang Zhai² Yuzhe Ma³ Bei Yu¹ Martin D.F. Wong⁴

¹The Chinese University of Hong Kong ²Beijing University of Posts and Telecommunications

³The Hong Kong University of Science and Technology (Guangzhou)

⁴Hong Kong Baptist University



Introduction

Problem formulation:

RISC-V Microarchitecture Design

Microprocessor Microarchitecture Design Space Exploration (DSE)

Given the microarchitecture design space and target workloads, how do we efficiently search for optimal microarchitectures that can satisfy the pre-determined performance, power, and area (PPA) design targets?




Figure 1. An overview of the example microprocessor microarchitecture, including different components.

Previous Methodologies & Limitations

- Industry:
 - Expertise of computer architects. → Architects' bias.
- Academia:
 - Analytical methodologies: based on mechanistic models with interpretable equations. → Require immense domain knowledge.
 - Black-box methodologies: based on machine-learning techniques. → not tightly coupled with expert knowledge & mathematical limitation in the Gaussian process modeling [1].




Figure 2. An example of different BOOM microarchitectures to demonstrate the claim.

Limitation of Gaussian Process Modeling

The kernel function of the Gaussian process mathematically attributes the PPA differences between two microarchitectures to the microarchitecture embedding distances.

Highlights of our new black-box methodology:

- Remove mathematical limitation in the Gaussian process modeling (i.e., free of unrealistic assumptions).
- Our method is tightly coupled with expert knowledge: *microarchitecture scaling graph*.
- PPA design preference-driven exploration.
- Lightweight agent training environment design to accelerate the learning process.

Preliminaries

Our RISC-V Microarchitecture Design Space:

Design	Component	Parameters	Candidate
Rocket	Branch predictor	RAS	0 : 12 : 3 ⁺
		BTB.nEntries	0 : 56 : 14
		BHT.nEntries	0 : 1024 : 256
	I-cache	nWays	1, 2, 4
		nTLBWays	4 : 32 : 4
	Functional unit	FPU	1, 2
		mulDiv	1, 2, 3
		VM	1, 2
	D-cache	nSets	32, 64
		nWays	1, 2, 4
nTLBWays		4 : 32 : 4	
nMSHRs		1, 2, 3	
Small/Medium	Branch predictor	Type	1, 2, 3
		maxBrCount	4 : 22 : 2
Large/Mega	IFU	numFetchBufferEntries	6 : 46 : 2
		fetchWidth	4, 8
Giga SonicBOOM	ROB	pipelineWidth	1 : 5 : 1
		numIntPhysRegisters	24 : 160 : 4
PRF	numFpPRF	numFpPRF	40 : 176 : 8
		numFpPhysRegisters	34 : 132 : 6
ISU	dispatchWidth	numEntries	1 : 5 : 1
		dispatchWidth	6 : 52 : 2
LSU	LDQ	LDQ	6 : 32 : 2
		STQ	6 : 36 : 2
I-cache	nWays	nWays	4, 8
		nSets	32, 64
D-cache	nWays	nWays	4, 8
		nSets	64, 128
	nMSHRs	nMSHRs	2 : 10 : 2

⁺ The values are start number:end number:stride, e.g., 0 : 12 : 3 denotes the entries of RAS can be 0, 3, 6, etc., until 12.

Microarchitecture Scaling Graph:

Removing microarchitecture bottlenecks can significantly enhance the PPA trade-off.




Figure 3. A microarchitecture scaling graph of an example out-of-order microprocessor.

Reinforcement Learning Methodology

Overview:




Figure 4. An overview of our reinforcement learning methodology.

Generalized Bellman Optimality Equality:

Generalized Bellman Optimality Equality

$$Q(s, a, \phi) = r(s, a) + \zeta \mathbb{E}_{s' \sim \mathcal{P}(\cdot | s, a)} \mathcal{T}(Q(s', a, \phi)),$$

$$\mathcal{T}(Q(s', a, \phi)) = \arg \max_Q \sum_{a' \in \mathcal{A}, \phi' \in \Phi} Q(s', a', \phi') \phi^T \quad (1)$$

ζ is the discount factor, $Q(s, a, \phi)$ is the state-action vector, and ϕ is the PPA design preference.

Optimization with Generalized Bellman Optimality Equality:




Figure 5. Optimization procedure.

- We adopt the asynchronous advantage actor-critic (A3C).
- We utilize the conditioned neural network design.
- We adopt lightweight environment to accelerate the agent training process.

Experiments

Due to the limited poster space, we only showcase the main results. For experiment setup and detailed results, please refer to our paper.

Comparison w. DSE Methodologies:




Figure 6. The accuracy of lightweight PPA models, and MAPE and Kendall τ curves w.r.t. the calibration data size.

RL Training:




Figure 7. RL training curves for PPA values and sampled PPA preference vectors.

Main Results:

Table 1. Comparison w. Human Efforts & Prior Arts

Design	Method	Performance IPC	Power W	Area mm ²	Perf / Power		Perf / Area		Perf x Pref / (Power x Area)		Runtime
					Val.	Ratio	Val.	Ratio	Val.	Ratio	
Rocket	Human Efforts	0.7338	0.0027	0.9082	267.4708	— ¹	0.8080	—	216.1000	—	—
	ISCA'14	0.8157	0.0023	0.7943	359.3222	1.3434x	1.0270	1.2710x	369.0075	1.7075x	8.6111x
	DAC'16	0.5485	0.0018	0.5337	305.3090	1.1415x	1.0278	1.2721x	313.8042	1.4527x	5.8961x
	ICCAD'21	0.7278	0.0021	0.7448	352.7177	1.3187x	0.9771	1.2093x	344.6327	1.5947x	1.5011x
	Ours	0.7278	0.0023	0.5762	313.6958	1.1728x	1.2631	1.5633x	396.2335	1.8335x	1.0000
Small SonicBOOM	Human Efforts	0.7837	0.0203	1.5048	38.6057	—	0.5209	—	20.1062	—	—
	ISCA'14	0.8197	0.0150	1.2838	54.7092	1.4187x	0.6385	1.2260x	34.9710	1.7393x	5.8033x
	DAC'16	0.8076	0.0147	1.2512	54.8119	1.4198x	0.6454	1.2393x	35.3765	1.7594x	4.7918x
	ICCAD'21	0.8469	0.0200	1.5026	42.3436	1.0968x	0.5636	1.0821x	23.8645	1.1869x	1.3053x
	Ours	0.8403	0.0152	1.2538	55.2813	1.4320x	0.6702	1.2868x	37.0491	1.8427x	1.0000
Medium SonicBOOM	Human Efforts	1.1938	0.0256	1.9332	46.6952	—	0.6175	—	28.8363	—	—
	ISCA'14	1.2362	0.0196	1.6242	62.9622	1.3484x	0.7611	1.2324x	47.9192	1.6618x	5.6879x
	DAC'16	1.3757	0.0254	1.9247	54.0894	1.1584x	0.7148	1.1574x	38.6609	1.3407x	4.6966x
	ICCAD'21	1.4454	0.0271	2.1583	53.3342	1.1422x	0.6697	1.0844x	35.7170	1.2386x	1.2793x
	Ours	1.2872	0.0206	1.7351	62.5886	1.3404x	0.7419	1.2014x	46.4339	1.6103x	1.0000
Large SonicBOOM	Human Efforts	1.4871	0.0446	3.2055	33.3430	—	0.4639	—	15.4686	—	—
	ISCA'14	1.4900	0.0309	2.5420	48.2184	1.4461x	0.5861	1.2634x	28.2626	1.8271x	5.8920x
	DAC'16	1.4919	0.0324	2.6744	45.9976	1.3795x	0.5578	1.2024x	25.6592	1.6588x	4.8651x
	ICCAD'21	1.9162	0.0409	3.6715	46.8507	1.4051x	0.5219	1.1250x	24.4520	1.5808x	1.3252x
	Ours	1.5882	0.0314	2.5643	50.6324	1.5185x	0.6193	1.3350x	31.3580	2.0272x	1.0000
Mega SonicBOOM	Human Efforts	1.9500	0.0578	4.8059	33.7571	—	0.4058	—	13.6972	—	—
	ISCA'14	2.4957	0.0566	5.3676	44.0942	1.3062x	0.4650	1.1459x	20.5020	1.4968x	5.5443x
	DAC'16	2.4995	0.0607	5.3797	44.4483	1.3167x	0.4646	1.1451x	20.6513	1.5077x	4.5780x
	ICCAD'21	2.4823	0.0607	4.7008	40.9170	1.2121x	0.5281	1.3014x	21.6006	1.5774x	1.2470x
	Ours	2.5232	0.0557	5.2512	45.3005	1.3420x	0.4805	1.1842x	21.7674	1.5892x	1.0000
Giga SonicBOOM	Human Efforts	1.8717	0.0716	5.0691	26.1538	—	0.3692	—	9.6572	—	—
	ISCA'14	2.2528	0.0622	6.0010	36.2192	1.3849x	0.3754	1.0167x	13.5970	1.4080x	5.6321x
	DAC'16	2.2522	0.0773	5.5995	29.1480	1.1145x	0.4022	1.0893x	11.7236	1.2140x	4.6505x
	ICCAD'21	2.2650	0.0745	5.8652	30.4162	1.1630x	0.3862	1.0459x	11.7460	1.2163x	1.2608x
	Ours	2.2692	0.0595	5.7459	38.1587	1.4590x	0.3949	1.0695x	15.0696	1.5605x	1.0000

¹ - denotes not applicable.

Comparison w. Best Balanced Designs:




Figure 8. Analysis with more workloads for large-scale SonicBOOM.

References

- [1] Chen Bai, Qi Sun, Jianwang Zhai, Yuzhe Ma, Bei Yu, and MD Wong. BOOM-Explorer: RISC-V BOOM Microarchitecture Design Space Exploration Framework. In *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, pages 1–9, 2021.